

jc922 U.S. PTO  
nq/98/n

10-02-00

A

PATENT APPLICATION  
Attorney's Do. No. 1482-129

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

EXPRESS MAIL

MAILING LABEL NO. EL432978085US

DATE OF DEPOSIT: SEPTEMBER 28, 2000

I HEREBY CERTIFY THAT THIS PAPER AND ENCLOSURES AND/OR FEE ARE BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE "EXPRESS MAIL POST OFFICE TO ADDRESSEE" SERVICE UNDER 37 CFR 1.10 ON THE DATE INDICATED ABOVE AND IS ADDRESSED TO: BOX PATENT APPLICATION, ASSISTANT COMMISSIONER FOR PATENTS, WASHINGTON D.C. 20231.

JOSEPH S. MAKUCH  
(SENDER'S PRINTED NAME)

*Joseph S. Makuch*  
(SIGNATURE)

jc916 U.S. PTO  
09/675902  
09/28/00

Box Patent Application  
Assistant Commissioner for Patents  
Washington, D.C. 20231

Enclosed for filing is a patent application under 37 CFR 1.53(b) of:

Inventor: Barrie Gilbert  
For: GAIN AND PHASE DETECTOR HAVING DUAL LOGARITHMIC AMPLIFIERS

Enclosures:

- ☒ Specification (pages 1-8); claims (pages 9-12); abstract (page 13)
- ☒ 5 sheet(s) of INFORMAL drawings
- ☒ Declaration or Combined Declaration and Power of Attorney (unsigned)
- ☒ Return Postcard

CLAIMS AS FILED				
For	Number Filed	Number Extra	Rate	Basic Fee \$690
Total Claims	27-20	7	x \$ 18 =	\$126
Independent Claims	4-3	1	x \$ 78 =	\$78
Multiple Dependent Claim Fee			x \$260 =	
TOTAL FILING FEE				\$894

Respectfully submitted,

MARGER JOHNSON & McCOLLOM, P.C.

*Joseph S. Makuch*  
Joseph S. Makuch  
Reg. No. 39,286

MARGER JOHNSON & McCOLLOM, P.C.  
1030 SW Morrison Street  
Portland, Oregon 97205  
(503) 222-3613

## GAIN AND PHASE DETECTOR HAVING DUAL LOGARITHMIC AMPLIFIERS

5

This application claims priority from U.S. Provisional Application No. 60/231,505 titled Gain And Phase Detector Having Dual Logarithmic Amplifiers filed September 9, 2000 which is incorporated by reference.

10

### BACKGROUND OF THE INVENTION

Fig. 1 illustrates a chain of gain stages 2 for a prior art logarithmic amplifier (log amp). A series of detector cells 4 combine the outputs from the gain stages to generate a logarithmic output  $V_{OUT}$ . The gain stages are typically implemented as limiting amplifiers having the form  $A/0$ . That is, for small inputs, the gain stages have an incremental gain of A, but at a certain point, the output is limited, and the incremental gain becomes zero as shown in Fig. 2. The response of the system of Fig. 1 is:

$$V_{OUT} = V_y \log \left( \frac{V_{IN}}{V_x} \right) \quad (\text{Eq. 1})$$

15

where  $V_y$  and  $V_x$  are parameters that are built into the system and define its calibration. Referring to Fig. 3,  $V_y$  scales the slope, and  $V_x$  is the intercept along the horizontal axis. The intercept is usually an extrapolated parameter because in practice, it is unlikely that the output will drop below the nose floor as shown with the broken line in Fig. 3. Both  $V_x$  and  $V_y$  may be temperature dependent, and must therefore be temperature compensated to maintain the accuracy of the log amp. These are matters that have received close attention in prior invention.

20

### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram of a prior art logarithmic amplifier.

25

Fig. 2 illustrates the incremental gain for a limiting amplifier used as gain stage in the logarithmic amplifier of Fig. 1.

Fig. 3 illustrates the output characteristic of the logarithmic amplifier of Fig. 1.

Fig. 4 illustrates an embodiment of a detector in accordance with the present invention.

Fig. 5 illustrates another embodiment of a detector in accordance with the present invention.

Fig. 6 illustrates the layout of an embodiment of a detector having co-integrated logarithmic amplifier in accordance with the present invention.

Fig. 7 illustrates generally the packaging parasitics associated with a practical embodiment of a detector in accordance with the present invention.

Fig. 8 illustrates the frequency response of each channel taken separately of an embodiment of a detector in accordance with the present invention.

Fig. 9 illustrates another embodiment of a detector in accordance with the present invention.

## DETAILED DESCRIPTION

The present invention utilizes two logarithmic amplifiers (log amps) coupled to circuitry that processes the outputs from the log amps in one or more ways to perform useful functions. For example, in one aspect of the present invention, taking the difference of the logarithmic outputs from the log amps eliminates the intercept  $V_x$  as a parameter when measuring the ratio of two signals, which could correspond to a system gain or loss. In another aspect of the present invention, a phase detector core can be utilized to measure the relative phase of two signals that are applied to the log amps. In a preferred embodiment, the two log amps are co-integrated as a single integrated circuit to create a combined gain-phase detector that can be described as a network analyzer on a chip. The present invention, however, is not limited to any specific embodiment, and it should be apparent that, although the principles of the present invention will be described with reference to some example embodiments illustrated below, the present invention can be modified in arrangement and detail without departing from such principles.

As mentioned above, one aspect of the present invention involves differentially processing the logarithmic outputs from two log amps. An embodiment of a circuit that performs this function is illustrated in Fig. 4. The circuit of Fig. 4 includes a first log amp 10, a second log amp 12, and a differencing circuit 14. Each of the log amps includes a series of gain stages 16, which in this example, are limiting amplifiers having the form  $A/0$  as shown in Fig. 2. The use of limiting amplifiers is not essential to the present invention, but they provide convenient hard-limited output signals which are especially useful for measuring phase as

described below. Each log amp also includes detector cells 18 which combine the outputs from the gain stages to generate a logarithmic output.

Log amp 10 will be referred to as part of channel A, which receives the input signal  $V_A$  and generates the logarithmic output signal  $V_{OUT\_A}$ . Likewise, log amp 12 will be referred to as part of channel B, which receives the input signal  $V_B$  and generates the logarithmic output signal  $V_{OUT\_B}$ . For purposes of illustration, the signals utilized in Fig. 4 are shown as single-sided voltages, but the present invention can be realized with differential voltage signals, differential or single-sided current mode signals, or any convenient combination thereof. The logarithmic output signals  $V_{OUT\_A}$  and  $V_{OUT\_B}$  are given by the following equations:

$$V_{OUT\_A} = V_y \log\left(\frac{V_A}{V_x}\right) \quad (\text{Eq. 2})$$

$$V_{OUT\_B} = V_y \log\left(\frac{V_B}{V_x}\right) \quad (\text{Eq. 3})$$

The differencing circuit 14 processes the logarithmic signals differentially so that the output signal  $V_{OUT}$  is given by the difference of two logarithms:

$$V_{OUT} = V_{OUT\_A} - V_{OUT\_B} = V_y \log\left(\frac{V_A}{V_B}\right) \quad (\text{Eq. 4})$$

Thus, the intercept  $V_x$ , which depends on the particulars of the design of the log amps, and which is prone to error, is completely eliminated as a parameter. The output is simply proportional to the logarithm of  $V_A/V_B$ , with  $V_y$  setting the slope. Therefore, there is no need to temperature compensate the intercept. Moreover, since the system response is ratiometric with respect to  $V_A$  and  $V_B$ , it allows gain to be measured directly. For example, if the  $V_A$  and  $V_B$  inputs are connected to the input and output ports of a power amplifier, the output  $V_{OUT}$  provides a measure of the gain of the power amplifier. Normally, gain is measured by measuring the absolute power or voltage at the input port, taking another absolute measurement at the output port, and then performing a computation by hand or with a microprocessor. With the present invention, however, the absolute magnitudes do not matter since the response is entirely ratiometric. A further advantage of the system of Fig. 4 is that it tends to cancel aberrations in

the frequency responses of the individual log amps, thereby extending the effective frequency response of the entire system. These and other advantages will be explained in more detail below.

The present invention also contemplates a method for utilizing two log amps as shown in Fig. 4 as an accurately calibrated log amp having an absolute intercept by indirect means. This can be achieved by applying the signal to be measured to the more accurate  $V_A$  input and a reference signal to the  $V_B$  input. This eliminates the need for precision internal intercept calibration and transfers it to an external source where it is easier to generate a very accurate reference signal. For example, if the reference signal is an AC excitation having the same waveform (most usually sinusoidal) as the signal to be examined, an absolute AC based intercept is achieved.

The present invention also contemplates many variations to the system shown in Fig. 4. For example, the differencing circuit can be modified to add or subtract the outputs from the log amps at will to produce a continuous product, a continuous quotient, a mixture of products and quotients, etc. This is especially easy if the log amps are implemented with differential current outputs which can be added or subtracted using simple wire connections as summing nodes. Moreover, although the embodiment of Fig. 4 only includes two log amps, a system in accordance with the present invention can utilize any number of log amps to provide additional functionality, such as the product of three, four, or more RF signals as shown in Fig. 9.

Even more additional techniques are contemplated by the present invention. For example, two sinusoidal signals can be applied to the  $V_A$  and  $V_B$  inputs to perform division from high frequency (HF) down to base band. If the amplifiers are DC coupled, then a DC signal can be applied to the  $V_B$  input to set a DC intercept. Alternatively, if a DC signal is applied to the  $V_A$  input, and a wide dynamic range signal is applied to the  $V_B$  input, the polarity of the response is inverted, resulting in a hyperbolic response. The methods contemplated by the present invention, however, are not limited to DC or sinusoidal waveforms. For example, one particularly interesting technique involves the use of a two log amp system according to the present invention with a base station that utilizes a code division multiple access (CDMA) transmission scheme. If a modulated CDMA signal having a complex structure is applied to the  $V_A$  input, and the modulation waveform from the base band portion of the system is applied to the  $V_B$  input, then the modulated signal is divided by its own modulation waveform. Thus, there

is essentially an instantaneous division of a modulated RF carrier by the very modulation imposed on it. This results in an immediate analog computation of the RF power, without having to wait for the response lag of the low-pass filter conventionally required to remove fluctuations due to the modulation. Thus, a two log amp system in accordance with the present invention can be used as both an in-line processor for high volume applications such as handsets, as well as in high performance base stations as a system monitoring tool and power controller for advanced linearization techniques now in use.

Another, separable, aspect of the present invention involves the use of a phase detector core to measure the relative phase of two signals applied to the log amps as illustrated in Fig. 5. The system of Fig. 5 includes channel A and channel B log amps which are implemented with limiting amplifiers as in Fig. 4. However, rather than utilizing the logarithmic outputs  $V_{OUT\_A}$  and  $V_{OUT\_B}$ , the system of Fig. 4 utilizes the limiting outputs  $V_{LIM\_A}$  and  $V_{LIM\_B}$  from the last limiting amplifier in each log amp, which are typically almost perfect, hard-limited square waves. The phase relationship between the two input signals  $V_A$  and  $V_B$  is embedded in the limiting outputs. A phase detector core 20, which is preferably implemented as a multiplier, processes the limiting outputs to generate a phase output  $V_{PHASE}$  that provides a calibrated measure of the phase between  $V_A$  and  $V_B$ .

The phase detector core of Fig. 5 can be added to the system of Fig. 4 to create a system that simultaneously measures both the gain and phase of the two input signals  $V_A$  and  $V_B$  applied to the log amps. This creates a neatly interconnected arrangement because the differencing circuit utilizes the logarithmic outputs of the log amps, while the phase detector core utilizes the limiting outputs which are generated as a byproduct in log amps that utilize limiting amplifiers as the gain stages. The inputs  $V_A$  and  $V_B$  can be coupled to two points of interest in a signal path or a system under test, and the gain and phase can be measured simultaneously. Although there are many different situations in which it is important to measure gain and phase, it is particularly useful in connection with modern power amplifiers used in base stations for wireless communications. The outputs from a gain-phase detector in accordance with the present invention can be fed back to the communication system which can then affect some signal processing to minimize distortion.

In a preferred embodiment, two log amps in accordance with the present invention are co-integrated into a single integrated circuit (IC) as shown in Fig. 6. The circuit of Fig. 6 is

fabricated on a substrate (chip) 21 which is bisected by a center line "C/L". The channel A log amp 10 is located on the top half of the chip, while the channel B log amp 12 is formed on bottom half of the chip opposite the channel A log amp. The phase detector core 20 is located on the center line between the log amps, as is a bias circuit 22. A gain output interface circuit 24 and a phase output interface circuit 26 are located next to the channel A and B log amps, respectively, and on opposite sides of the center line. Filter capacitors 28 are also located symmetrically on opposite sides of the center line. The components are accessed through bond pads 30 symmetrically disposed around the chip.

For ease of illustration, the components in Fig. 6 are shown utilizing single-sided signals, but in a practical embodiment, the signals would preferably be implemented as fully differential signals as is typical with integrated circuits. The gain stages in the log amps 10 and 12 are preferably implemented as limiting amplifiers such as those disclosed in U.S. Patent Application Ser. No. 09/241,359 titled "Logarithmic Amplifier With Self-Compensating Gain For Frequency Range Extension" filed January 29, 1999 by the same inventor as the present application, and which is herein incorporated by reference.

The phase detector core 20 is preferably a four-transistor multiplier such as the one disclosed in U.S. Patent Application Ser. No. 09/473,309 filed December 28, 1999 titled RMS-DC Converter Having Gain Stages With Variable Weighting Coefficients by the same inventor as the present application, and which is incorporated by reference. By adjusting the tail current through the multiplier, the scale factor of the phase output PHASE can be adjusted.

The gain output interface 24 includes a differencing circuit that generates the difference in the logarithmic outputs from the log amps. If the phase detector core is implemented with a circuit that generates a fully differential output signal, then the phase output interface circuit 26 should also preferably include a differencing circuit to convert the differential output from the phase detector core to a single-sided signal. Both the gain output interface 24 and the phase output interface circuit 26 preferably include rail-to-rail output buffers that provide single-sided output signals GAIN and PHASE having the widest possible voltage range for a given supply voltage.

The bias circuit 22 generates bias signals that used for biasing the various components of the system of Fig. 6 and to set the slope of the log amps 10 and 12.

Filter capacitors 28 provide independent high frequency filtering for both the gain and phase outputs, and the capacitor connections are preferably brought outside of the chip package through bond pads so that external capacitors can be added to extend the filtering time constants for both gain and phase.

One advantage of co-integrating two log amps into a single integrated circuit in accordance with the present invention is that it allows for cancellation of packaging parasitics. For example, the IC chip 21 of Fig. 6 would typically be mounted in a package having terminal pins that are connected to the bond pads by bondwires. The bondwires and pins have inductances, and there are typically stray capacitances associated with the pins, bond pads and bondwires. These parasitic reactances are shown generically in Fig. 7 as networks 34 coupled between pins 36 and bond pads 30 on the chip 21. Each of the networks has a general frequency response that can be denoted by  $h(s)$ , where  $s$  is the complex frequency. By observing careful symmetry in the layout of the chip (which is generally symmetric about the center line C/L in Fig. 6) and the disposition of the chip within the package, the frequency behavior of both of the networks 34 are identical, so their effects cancel in the ratio. Thus, a symmetrically designed system in accordance with the present invention also eliminates measurement uncertainties arising from packaging parasitics.

A further advantage of the present invention can be understood by first considering the frequency response of each log amp as a stand-alone element having a frequency response  $g(s)$ . The combined of each log amp and its respective parasitic network 34 is  $h(s) \cdot g(s)$  as shown in Fig. 8. The response is quite flat out to about 1GHz, but may then develop variations that are shown here as generic curves between 1GHz and 10GHz. The amplitude of these variations can be several dB, which represents a significant measurement error because it is uncertain where such variations will occur unless they are mapped to a lookup table.

However, by using two log amps in accordance with the present invention, and by designing the channel A and channel B log amps to have the same frequency response, the numerator and denominator of the function being measured suffer from the same variations. That is,  $V_A$  and  $V_B$  are each multiplied by  $h(s) \cdot g(s)$ , so their effects cancel:

$$V_{OUT} = V_y \log \left( \frac{V_A \cdot h(s) \cdot g(s)}{V_B \cdot h(s) \cdot g(s)} \right) \quad (\text{Eq. 6})$$



Thus, instead of having a limited frequency range above which errors accumulate rapidly, the build-up of errors in the ratio measurement is deferred to a much higher frequency by virtue of cancellation of the independent frequency responses of the log amps, as well as the cancellation of the packaging parasitics.

Another advantage of the present invention relates to noise performance. In the case of the prior art log amp shown in Fig. 1, the noise voltage  $e_n$  figures into the output characteristic as follows:

$$V_{OUT} = V_y \log \left( \frac{V_{IN} + e_n}{V_x} \right) \quad (\text{Eq. 7})$$

As  $V_{IN}$  approaches zero, there is a residual response due to noise generated in the log amps which is shown as the broken line in Fig. 3. In this region, measurement errors become large. However, with two log amps in accordance with the present invention, the noise affects the output as follows:

$$V_{OUT} = V_y \log \left( \frac{V_A + e_n}{V_B + e_n} \right) \quad (\text{Eq. 8})$$

If the noise voltages are well-matched (which is especially easy to achieve with co-integrated log amps), then when  $V_A$  and  $V_B$  are equally small,  $V_{OUT}$  is proportional to the log of one, which is zero, as it should be for equal signals of any amplitude, including very small signals. While not perfect, the reduction in measurement error is significant and of considerable practical value.

Having described and illustrated the principles of the invention in a preferred embodiment thereof, it should be apparent that the invention can be modified in arrangement and detail without departing from such principles. I claim all modifications and variations coming within the spirit and scope of the following claims.

## CLAIMS

1. A measurement system comprising:  
a first log amp; and  
a second log amp.
2. A measurement system according to claim 1 further comprising a differencing circuit coupled to the first and second log amps.
3. A measurement system according to claim 2 wherein:  
the first log amp has a first logarithmic output coupled a first input to the differencing circuit; and  
the second log amp has a second logarithmic output coupled to a second input to the differencing circuit.
4. A measurement system according to claim 3 wherein the differencing circuit comprises a summing node.
5. A measurement system according to claim 2 further comprising an output interface circuit coupled to the differencing circuit.
6. A measurement system according to claim 2 further comprising a phase detector core coupled to the first and second log amps.
7. A measurement system according to claim 6 wherein:  
the first log amp has a first limiting output coupled to a first input of the phase detector core; and  
the second log amp has a second limiting output coupled to a second input of the phase detector core.

8. A measurement system according to claim 7 wherein the detector core comprises a multiplier.

9. A measurement system according to claim 6 further comprising an output interface circuit coupled to the phase detector core.

10. A measurement system according to claim 1 wherein the first and second log amps are co-integrated on a substrate.

11. A measurement system according to claim 10 wherein the first and second log amps are arranged symmetrically about a center line.

12. A measurement system circuit according to claim 10 wherein the substrate is mounted in a package.

13. A measurement system according to claim 12 further comprising:  
a first parasitic network coupled to the first log amp; and  
a second parasitic network coupled to the second log amp;  
wherein the first and second parasitic networks have similar frequency responses.

14. A measurement system according to claim 2 further comprising a third log amp coupled to the differencing circuit.

15. A measurement system according to claim 2 further comprising one or more additional log amps coupled to the differencing circuit.

16. A measurement system comprising:  
a first log amp having a first limiting output;  
a second log amp having a second limiting output; and  
a phase detector core coupled to the first and second log amps to receive the first and second limiting outputs.

17. A measurement system according to claim 16 wherein the phase detector core comprises a multiplier.

18. A measurement system according to claim 16 wherein the first and second log amps are co-integrated on a substrate.

19. An integrated circuit comprising two or more log amps.

20. An integrated circuit according to claim 19 further comprising a differencing circuit coupled to the two or more log amps.

21. An integrated circuit according to claim 19 further comprising a phase detector core coupled to the two or more log amps.

22. A method comprising:  
logarithmically amplifying a first input signal, thereby generating a first output signal;  
logarithmically amplifying a second input signal, thereby generating a second output signal; and  
differentially processing the first and second output signals.

23. A method according to claim 22 wherein:  
the first and second output signals are logarithmic output signals; and  
differentially processing the first and second output signals comprises differencing the first and second output signals.

24. A method according to claim 22 wherein:  
the first and second output signals are limiting output signals; and  
differentially processing the first and second output signals comprises multiplying the first and second output signals.

25. A method according to claim 22 further comprising:  
utilizing a signal to be examined as the first input signal; and  
utilizing a reference signal as the second input signal.

26. A method according to claim 25 wherein the reference signal has the same  
waveform as the signal to be examined.

27. A method according to claim 22 further comprising:  
utilizing a modulated signal for the first input signal; and  
utilizing a modulation signal for the second input signal.

## ABSTRACT

A gain-phase detector differentially processes the outputs from two logarithmic amplifiers to provide ratiometric gain measurement, thereby eliminating intercept as a parameter.

- 5 Hard-limited outputs from the dual amplifiers are multiplied in a logarithmic scalable phase detector core to provide a calibrated phase measurement output. In the preferred embodiment, two logarithmic amplifiers and other circuitry are co-integrated on a single substrate to provide a high degree of matching between the amplifiers, thereby canceling errors in the individual frequency responses of the individual amplifiers, extending the usable frequency response, and
- 10 improving effective noise figure. Other numbers of logarithmic amplifiers can be used, and their various outputs can be added, subtracted, multiplied and combined in other manners to produce continuous products, continuous quotients, mixtures of products and quotients, etc., all of RF demodulated signals.




Fig. 1 (Prior Art)




Fig. 2




Fig. 3








Fig. 6




Fig. 7




Fig. 8




Fig. 9

COMBINED DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled GAIN AND PHASE DETECTOR HAVING DUAL LOGARITHMIC AMPLIFIERS, the specification of which:

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as Application No. \_\_\_\_\_  
☐ and was amended on \_\_\_\_\_ (if applicable)  
☐ with amendments through \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Sec. 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Sec. 119 (a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Claiming Priority?	
			<input type="checkbox"/>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
_____	_____	_____	<input type="checkbox"/>	<input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, Sec. 119(e) of any United States provisional application listed below:

<u>Provisional Application No.</u>	<u>Filing Date</u>
<u>60/231,505</u>	<u>September 9, 2000</u>

I hereby claim the benefit under Title 35, United States Code, Sec. 120 or §365(c) of any PCT international application designating the United States of America listed below and,

	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	---

Customer No. 20575

2

Full name of sole or first inventor: Barrie Gilbert

Inventor's signature: \_\_\_\_\_

\_\_\_\_\_  
(Date)

Residence: Portland, Oregon

Citizenship: United Kingdom

Post Office address: 10605 NW Lost Park Drive  
Portland, Oregon 97229